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Abstract
Cell placement is an important phase of current VLSI circuit design styles such as standard cell, gate array, and Field Programmable Gate
Array (FPGA). Although nondeterministic algorithms such as Simulated Annealing (SA) were successful in solving this problem, they are
known to be slow. In this paper, a neural network algorithm is proposed that produces solutions as good as SA in substantially less time. This
algorithm is based on Mean Field Annealing (MFA) technique, which was successfully applied to various combinatorial optimization
problems. A MFA formulation for the cell placement problem is derived which can easily be applied to all VLSI design styles. To
demonstrate that the proposed algorithm is applicable in practice, a detailed formulation for the FPGA design style is derived, and the
layouts of several benchmark circuits are generated. The performance of the proposed cell placement algorithm is evaluated in comparison
with commercial automated circuit design software Xilinx Automatic Place and Route (APR) which uses SA technique. Performance
evaluation is conducted using ACM/SIGDA Design Automation benchmark circuits. Experimental results indicate that the proposed
MFA algorithm produces comparable results with APR. However, MFA is almost 20 times faster than APR on the average.q 1998 Elsevier
Science Ltd. All rights reserved.
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1. Introduction
Cell placement is an important problem arising in various
VLSI circuit design styles such as standard cell, gate array
and Field Programming Gate Array (FPGA). Given a circuit
description, the problem is to find a layout of the circuit
while minimizing some cost function. Usually two closely
related criteria are used to construct a cost function: mini-
mization of the routing length and minimization of the chip
area. In some design styles (e.g. standard cell), minimization
of the area is equivalent to minimization of the routing
length (Shahookar and Mazumder, 1991), whereas in
some others area is fixed (e.g. FPGA). If the area is fixed,
minimization of the routing length is necessary for the rout-
ability of the circuit using the available routing resources.
Minimization of the routing length also minimizes the pro-
pagation delays of the circuit, hence increasing its speed
(Shahookar and Mazumder, 1991).
Although the cell placement problem has different
characteristics related to the technology used in different
design styles, key features of the problem remain the
same. This enables a general definition for the cell
placement problem to be made which is valid for all design
styles. The problem is decomposed into two phases such
that the first phase is same for all design styles and the
second phase depends on the design style. An instance of
the first phase of the cell placement problem consists of a
hypergraph Q(C, N) representing the circuit to be placed,
and a rectangular grid of clusters with P rows and Q
columns where the circuit will be placed. Hypergraph
Q(C, N) consists of a vertex set C representing the cells
of the circuit, a hyperedge set N representing the nets of the
circuit, a cell weight function q cell:C ! N, and a net weight
function qnet:N ! N, where N represents the set of natural
numbers. The aim is to partition the vertex set C into P 3 Q
clusters such that the routing cost is minimized and the
weights of the clusters are nearly balanced. The weight
of a cluster is the sum of the weights of the cells in that
cluster. In general, cell weight function is used to encode
the areas of cells, and net weight function is used to
increase the importance of some nets which may be crucial
for the performance of the circuit. The rectangular grid of
clusters is used for estimating the final locations of the
cells. The computation of routing cost is discussed in detail
in Section 2.
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Fig. 1(a) illustrates an example circuit with 16 cells and
19 nets (Shahookar and Mazumder, 1991). The circuit has 3
input (I1, I2, I3) and 2 output (O1, O2) pads. Pads may be
interpreted as cells which must be mapped to the boundaries
of the cluster grid. The example circuit in Fig. 1(a) may be
represented with a hypergraph Q(C, N) according to the
above definition as:
C ¼{1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, I1, I2, I3, O1, O2}
N ¼{{I1, 1, 2, 3, 4}, {I2, 1, 2, 3, 4, 11, 12}, {I3, 6, 10, 11, 12, 13}, {1, 8},
{3, 7}, {11, 13}, {5, 6}, {8, 9}, {9, 15}, {13, 16}, {O1, 15}, {2, 5},
{4, 10}, {12, 14}, {6, 8}, {7, 9}, {10, 15}, {14, 16}, {O2, 16}}
Unit cell and net weights are assumed in this example.
Fig. 1(b) shows the placement of this circuit to a 4 3 4 grid
of 16 clusters.
The second phase of the cell placement problem is the
mapping of the cells in the clusters to their final locations in
the layout. In standard cell design style, cells are used for
constructing rows, and in gate array design style, cells are
mapped to rows or grid locations according to the type of the
gate array used (Sechen, 1988). Some gate arrays consist of
modules forming a rectangular grid. For this type of gate
arrays the second phase of the problem may be skipped by
choosing the number of rows and columns of the cluster grid
to be equal to the number of rows and columns of the mod-
ule grid, respectively. Symmetrical FPGAs consist of logic
blocks forming a rectangular grid (Rose et al., 1992, Rose et
al., 1993). Hence, the second phase of the problem can be
similarly skipped for symmetrical FPGAs. This two phase
modeling enables the development of heuristics for the first
phase of the problem which are independent of the design
style.
Since cell placement problem is NP-Hard (Lengauer,
1990), finding efficient placement heuristics is an important
research issue. In the last decade, neurocomputing
approaches based on Hopfield model were successfully
applied to various combinatorial optimization problems
such as the traveling salesman problem (Peterson and
So¨derberg, 1989; VandenBout and Miller, 1989; Takahashi,
1997), scheduling problem (Gisle´n et al., 1992), mapping
problem (Bultan and Aykanat, 1992), knapsack problem
(Ohlsson et al., 1993; Ohlsson and Pi, 1997), communica-
tion routing problem (Ho¨kkinen et al., 1998), graph parti-
tioning problem (Herault and Niez, 1989; Peterson and
So¨derberg, 1989; VandenBout and Miller, 1990), graph lay-
out problem (Cimikowski and Shope, 1996), circuit parti-
tioning problem (Yih and Mazumder, 1990; Bultan and
Aykanat, 1995). In this paper, the Mean Field Annealing
(MFA) technique is applied to the cell placement problem.
MFA is a new approach for solving combinatorial optimiza-
tion problems (Peterson and So¨derberg, 1989; VandenBout
and Miller, 1989, VandenBout and Miller, 1990; Gisle´n et
al., 1992; Bultan and Aykanat, 1992, Bultan and Aykanat,
1995; Ohlsson et al., 1993; Ohlsson and Pi, 1997; Ho¨kkinen
et al., 1998). MFA combines the collective computation
property of Hopfield neural networks (Hopfield and Tank,
1985) with the annealing notion of Simulated Annealing
(SA) (Kirkpatrick et al., 1983). In MFA, discrete variables
called spins (or neurons) are used for encoding configura-
tions of combinatorial optimization problems. An energy
function written in terms of spins is used for representing
the cost function of the problem. Then, using the expected
values of these discrete variables, a nondeterministic
gradient descent type relaxation scheme is used to find a
Fig. 1. (a) A circuit with 16 cells, 19 nets and 5 pads. (b) A sample placement of the circuit in (a) to a 4 3 4 grid of 16 clusters. Bounding box and horizontal and
vertical spans of the net {10, 15} are shown in (b).
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configuration of the spins which minimizes the energy func-
tion associated with them.
In this paper, a MFA-based cell placement algorithm is
proposed. In order to show the performance of the proposed
algorithm on concrete examples MFA formulations are
derived for symmetrical-array FPGA design style. How-
ever, the MFA formulations proposed for FPGAs are gen-
eral enough so that they can easily be applied to the first
phase of the cell placement problem in other design styles
with minor modifications.
The organization of the paper is as follows. Section 2
discusses the method used for approximating the routing cost
of the placement. FPGA design style is briefly summarized in
Section 3. Section 4 begins with the presentation of the general
guidelines for applying MFA technique to combinatorial opti-
mization problems. Then, the proposed formulation and imple-
mentation of the MFA algorithm for the cell placement
problem following these guidelines are presented. The encod-
ing scheme used in the proposed formulation is discussed in
Section 4.1. The proposed energy function formulation and
derivation of the mean field theory equations are presented
in Section 4.2 and Section 4.3, respectively. The parameter
selection and cooling schedule are discussed in Section 4.4.
Finally, experimental results which evaluate the relative
performance of the proposed algorithm are discussed in
Section 5.
2. Routing cost
Computation of the routing cost is the crucial part of
the cell placement problem. In the first phase of the pro-
blem, cells are partitioned to P 3 Q clusters which form a
rectangular grid. Fig. 1(b) shows the partitioning of the circuit
in Fig. 1(a) to a 4 3 4 grid. Initially, it is assumed that all
clusters have the same size, forming a uniform grid as in
Fig. 1(b). After the cells are mapped to the clusters, areas of
the clusters may be different, resulting with a nonuniform
grid. If the clusters are balanced, the difference between
the uniform grid and the actual nonuniform grid is not
significant.
In order to calculate the routing cost the exact locations of
the cells in the layout must be known. Each cell is assumed to
be placed to the center of the cluster to which it is mapped.
During the placement, it is not feasible to calculate the exact
routing length for two reasons. Firstly, a feasible placement is
not available during the execution of some algorithms
(Dunlop and Kernighan, 1985), secondly, the computation
of the exact routing cost necessitates the execution of the
global and the detailed routing phases which are as hard as
the placement phase. Hence, most of the placement heuristics
use a method for approximating the routing cost. An efficient
and commonly used approximation is the semi-perimeter
method (Shahookar and Mazumder, 1991; Sherwani, 1993).
In this method, the routing cost of a net is approximated by
the semi-perimeter length of the smallest bounding rectangle
(bounding box) enclosing all the cells connected to that net.
Fig. 1(b) shows the bounding box of the net {10, 15} with
two cells. This method gives a good approximation to the
Steiner tree which is the most efficient routing scheme (Sha-
hookar and Mazumder, 1991). The shortest way to route a
net is to find the minimum length Steiner tree of the cells
connected to that net. Steiner trees can also be used as an
approximation of the final routing length, but finding the
minimum Steiner tree is an NP-Hard problem and its com-
putation may not be feasible. Hence, semi-perimeter method
is a good and efficient way of approximating the routing
length.
Another way to view the semi-perimeter method is to
define the vertical and the horizontal spans for each net
(Sechen, 1988). The vertical and the horizontal spans of a
net are the lengths of the vertical and the horizontal sides of
its bounding rectangle, respectively. Fig. 1(b) shows the
vertical and the horizontal spans of the net {10, 15}. Total
routing cost can be computed by adding the vertical and the
horizontal spans of all the nets. If vertical and horizontal
routings have different costs, then the total routing cost can
be approximated by multiplying the vertical and the hori-
zontal spans of the nets by the appropriate unit costs.
3. FPGA design style
Field Programmable Gate Arrays (FPGAs) were widely
used in industry in recent years. Because they provide cheap
and flexible usage, fast manufacturing turnaround time and
low prototype cost, many designers prefer to use them in
their applications. Several types of FPGAs were introduced
over the last years, which differ from each other by their
programming technologies, logic block architectures and
routing network architectures (Rose et al., 1992). They
can be classified into four main categories: symmetrical-
array, row-based, hierarchical and sea-of-gates.
A typical symmetrical-array FPGA consists of a two-
dimensional grid called logic cell array (LCA) which is
interconnected with vertical and horizontal channels as
shown in Fig. 2(a). Each point in this two-dimensional
grid is called a configurable logic block (CLB). A CLB
can implement a set of logic functions. In FPGA design
style, CLBs are used to provide the functionality of the
circuit by mapping the logic gates of the circuit to CLBs.
Logic blocks at the boundaries of the LCA are called input–
output blocks (IOBs). IOBs are used for external
connections of the circuit. Routing network, which consists
of vertical and horizontal channels placed in between CLBs,
makes connections among CLBs and IOBs. Switch blocks
(SBs) that connect wire segments in horizontal and vertical
channels are also a part of the routing network. In commer-
cial FPGAs, routing resources are fixed and fairly limited
(Xilinx, 1994). For example, there are only five tracks in
each routing channel for Xilinx XC3000 series of FPGAs as in
Fig. 2(a). The placement problem is especially important in
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designs using such devices, because fixed routing resources
make it difficult to achieve 100% automatic routing.
Automated FPGA layout generation can be divided into
four major phases, partitioning, technology mapping, place-
ment and routing(Rose et al., 1993). Partitioning is used for
very large logic circuits that require multiple FPGA chips.
In technology mapping phase, a logic circuit is transformed
to an optimized, generic logic input format that consists of
CLBs and IOBs. In the placement phase, the circuit that is
formed in the technology-mapping phase is assigned to spe-
cific CLBs and IOBs in the LCA. This phase of FPGA
layout design is equivalent to the cell placement problem
discussed earlier. Most commercial automated design tools
for FPGAs use SA algorithm in the placement phase. SA
technique provides high quality solutions but it is notably
slow. In this paper, a fast placement algorithm is proposed
for symmetrical-array FPGAs that produces layouts which
are as good as the ones produced by SA.
4. Applying MFA to the cell placement problem
MFA technique merges the collective computation and
the annealing properties of Hopfield neural networks (Hop-
field and Tank, 1985) and SA (Kirkpatrick et al., 1983),
respectively, to obtain a general algorithm for solving com-
binatorial optimization problems. A combinatorial optimi-
zation problem consists of a set of configurations and a cost
function. For example, for the cell placement problem the
set of configurations corresponds to the set of all possible
placements of the input circuit. Sometimes, configurations
are also referred to as solutions. Cost function assigns a cost
to each configuration of the problem. For the cell placement
problem, the cost of each configuration (i.e. placement) is
the routing length of that placement. Optimum solution of a
combinatorial optimization problem is the configuration (i.e.
solution) which has the minimum (maximum) cost if the pro-
blem is a minimization (maximization) problem. Hence, for
the cell placement problem the optimum solution is the place-
ment of the circuit which has the minimum routing length.
In the MFA technique (Peterson and So¨derberg, 1989;
VandenBout and Miller, 1989, VandenBout and Miller,
1990), discrete variables called spins (or neurons) are used
to encode the configurations of the problem. A configuration
in the spin domain is a valuation of these discrete variables.
An encoding is defined which is a one-to-one mapping from
the set of configurations of the problem to the set of config-
urations of the spins. Then the cost function of the problem
is formulated in terms of spins. This function defines the
energy of a configuration in the spin domain. MFA algo-
rithm is a search algorithm in the spin domain which looks
for the configuration with the minimum energy. To achieve
this goal, expected values of the spins are updated itera-
tively using a nondeterministic gradient descent algorithm.
In the following sections, the formulation of the MFA tech-
nique for the cell placement problem is described.
4.1. Encoding
The MFA algorithm is derived by analogy to Ising and
Potts models which are used to estimate the state of a system
of particles, called spins, in thermal equilibrium (Peterson
and So¨derberg, 1989; VandenBout and Miller, 1989, Van-
denBout and Miller, 1990). In Ising model, spins can be in
one of the two-states represented by 0 and 1, whereas in
Potts model they can be in one of the K states. For the
cell placement problem the Potts model is used for encoding
the configurations of the problem.
In the K-state Potts model of S spins, the states of spins
are represented using S K-dimensional vectors S i ¼
½si1;…; sik ;…; siKÿ
t
, 1 # i # S, where ‘t’ denotes the vector
transpose operation. The spin vector S i is allowed to be
Fig. 2. (a) A typical architecture of symmetrical FPGA (Xilinx XC3030 chip). (b) FPGA model used in the proposed MFA formulation.
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equal to one of the principal unit vectors e1,…,ek,…,eK, and
cannot take any other value. Principal unit vector ek is
defined to be a vector which has all its entries equal to 0
except its kth entry which is equal to 1. Spin S i is said to be
in state k if it is equal to ek. Hence, a K-state Potts spin S i is
composed of K two-state variables si1,…,sik,…,sik, where sik
[ {0,1}, with the following constraintXK
k ¼ 1
sik ¼ 1, 1 # i Q S: (1)
To encode the configuration space of the cell placement
problem using these K-state Potts spins, one spin is assigned
to each cell of the circuit. Each state of a spin corresponds to
a location in the layout, i.e. if a spin is in state k this means
that the cell associated with that spin is placed to location k.
Two types of cells are considered in FPGA placement,
namely L-cells and IO-cells. That is, in the circuit Q(C,N), C
¼ CL [ CIO, where CL and CIO denote the sets of L-cells
and IO-cells, respectively. Here, L-cells correspond to the
logic cells of the circuit to be placed to CLBs in the LCA.
IO-cells correspond to the input/output pads of the circuit to
be placed to the IOBs on the boundaries of the LCA as
shown in Fig. 2. Hence, two different encoding schemes
are used for the L-cells and the IO-cells.
4.1.1. Logic cell encoding
In order to encode the configuration space of the place-
ment problem, one Potts spin could be assigned to each L-
cell i [ CL of the circuit Q(C,N) to be placed. A (K ¼ PQ)-
dimensional Potts spin could be used to encode the location
of each L-cell, where each state of the Potts spin corre-
sponds to a location in the P 3 Q LCA. In this encoding,
there would be a total of |CL| (PQ)-dimensional Potts spins
in the system for encoding L-cells. Since each Potts spin
could be in one of the K states at a time, there would be a
one-to-one mapping between the configuration space of the
problem domain and the spin domain. As each Potts spin
consists of K two-state variables, a total of |CL|PQ two-state
variables would be required for this encoding. However, a
more efficient encoding is to represent the location of each
L-cell with two Potts spins with dimensions P and Q. Spins
with dimension P are used to encode the rows of the LCA,
and spins with dimension Q are used to encode the columns
of the LCA. Note that this encoding also constructs a one-to-
one mapping between the configuration space of the
problem domain and the spin domain. However, it is more
efficient since it uses a total of |CL|(P þ Q) two-state vari-
ables instead of |CL|PQ two-state variables of the previous
encoding. Spins with dimensions P and Q are called row and
column spins and labeled as Sri ¼ [sri1, …, srip, …, sriP]t and
Sci ¼ [sci1, …, sciq, …, sciQ]t for L-cell i [ CL, respectively.
If a row (column) spin is in state p (q) the corresponding L-
cell is assigned to row p (column q). Hence, srip ¼ 1 (sciq ¼ 1)
means that L-cell i is assigned to row p (column q) of the
LCA. That is, if srip ¼ 1 and sciq ¼ 1, this means that L-cell i
is assigned to the CLB at location pq. Here and hereafter,
row and column spins of L-cells will be referred as L-row
and L-column spins, respectively.
4.1.2. Input/output cell encoding
In the Xilinx series of FPGAs, there are four IOBs, two on
each side, at the boundaries of each row and column of the
layout as shown in Fig. 2. Therefore, a (P 3 Q)-dimensional
FPGA has M ¼ 4(P þ Q) IOBs. In IOB encoding, one Potts
spin is assigned to each IO-cell b [ CIO of the circuit Q(C,N)
to be placed. An M-dimensional Potts spin can be used to
encode the position of each IO-cell, where each state of the
Potts spin corresponds to a unique IOB location in the layout.
There will be a total of |CIO| M-dimensional Potts spins in the
system for encoding IO-cells. Since each Potts spin consists of
M two-state variables, a total of |CIO|M two-state variables are
needed for this encoding. Spins with dimension M are called
IO spins and labeled as Siob ¼ [siob1, …, siobm, …, siobM]t for IO-cell
b [ CIO. If an IO spin is in state m the corresponding IO-cell
is assigned to IOB at location m in the layout. In order to
simplify the encoding, the FPGA model is extended by adding
two new boundary columns and two new boundary rows as
shown in Fig. 2(b). Rows 0 and P þ 1, and columns 0 and Q þ
1 are allocated to IOBs. An L-cell can be assigned to any
internal row p, 1 # p # P, and any internal column q, 1 #
q # Q. An IO-cell can only be assigned to boundary rows 0
and P þ 1 or boundary columns 0 and Q þ 1. IOB locations
are numbered in clockwise direction starting from the upper
left corner of the layout from 1 to 4P þ 4Q. Two new func-
tions row(m) and col(m) are defined to show the IOB location
m in terms of its row and column locations. Using this num-
bering scheme, siobm ¼ 1 means that IO-cell b is assigned to
IOB at location m, that is IO-cell b is assigned to one of the
two IOBs at location pq of the LCA where p ¼ row(m) and q
¼ col(m). Note that either p [ {0,P þ 1} or q [ {0;Q þ 1}:
4.2. Energy function formulation
In the MFA algorithm, the aim is to find the spin values
minimizing the energy function of the system. In order to
achieve this goal, the average (expected) values of the spin
vectors Sri , Sci and Siob are iteratively updated using a non-
deterministic gradient descent algorithm. Iterations con-
tinue until the system stabilizes at some fixed point. Define
Vii ¼ vri1, …, vrip, …, vriP
 t ¼ Sri
 ¼ sri1
 , …, srip
 , …, sriP
  t,
Vci ¼ vci1, …, vciq, …, vciQ
 t ¼ Sci
 ¼ sci1
 , …, sciq
 , …, sciQ
  t,
Viob ¼ viob1, …, viobm, …, viobM
 t ¼ Siob
 ¼ siob1
 , …, siobm
 , …, siobM
  t,
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where Vri , Vci and Viob denote the expected values of
the spins Sri , Sci and Siob , respectively. Note that srip,
sciq, s
io
bm [ {0, 1}, i:e:, srip, sciq and siobm are discrete vari-
ables taking only two values 0 and 1, whereas
vrip, v
c
iq, v
io
bm [ [0, 1], i:e:, vrip, vciq and viobm are continuous
variables taking any real value between 0 and 1. As the system
is a Potts glass the following constraints are similar to Eq. (1):XP
p ¼ 1
vrip ¼ 1,
XQ
q ¼ 1
vciq ¼ 1,
XM
m ¼ 1
viobm ¼ 1, (2)
for all i [ CL and b [ CIO. These constraints guarantee
that given an L-cell i and an IO-cell b, Potts spins
Sri , Sci and Siob are in one of the P, Q and M states at a
time, respectively, i.e., L-cell i is assigned to only one row
and one column, and IO-cell b is assigned to only one IOB
for our encoding of the placement problem. Note that
vrip ¼ hsripi, i:e: vrip is the expected value of srip. Hence,
vrip ¼ P{srip ¼ 0} 3 0 þ P{srip ¼ 1} 3 1 ¼ P{srip ¼ 1}
¼ P{L-cell i is in row p}:
Similarly,
vciq ¼ P{L-cell i is in column q},
viobm ¼ P{IO-cell b is in IOB m}:
That is, vrip is the probability of finding L-cell i in one of the Q
CLB locations at row p, and vciq is the probability of finding L-
cell i in one of the P CLB locations at column q. If
vrip ¼ 1 and vciq ¼ 1, then corresponding configuration is
Sri ¼ ep and Sci ¼ eq, respectively, which means that L-cell i
is placed to the CLB at location pq of the LCA. Similarly,
viobm is the probability of finding IO-cell b at IOB location m.
Note that viobm also denotes the probability of finding IO-cell b in
one of the two IOB slots at location pq of the LCA, where p ¼
row(m) and q ¼ col(m). If viobm ¼ 1 then the corresponding con-
figuration is Siob ¼ em which means that the IO-cell b is assigned
to the IOB at location m. This also means that the IO-cell b is
assigned to one of the two IOBs at location pq of the LCA.
The encoding scheme defined here ensures that L-cells
are assigned to the CLBs in the internal rows and columns of
the LCA. Similarly, it ensures that IO-cells are assigned to
the IOBs in the boundary rows and columns of the LCA.
However, for the sake of both simplicity of presentation and
the efficiency of implementation P þ 2 and Q þ 2 dimen-
sional vectors are maintained for row and column spins,
respectively, for each L-cell i [ CL;
Vri ¼ vri0, vri1, …, vrip, …, vriP, vri, P þ 1
 t
,
Vci ¼ vci0, vci1, …, vciq, …, vciQ, vci, Q þ 1
 t
: ð3Þ
Note that vri0, vri, P þ 1, vci0 and vci, Q þ 1 are initialized to and
remain as all 0s since L-cells cannot be assigned to the bound-
ary rows and columns. Here, vrip for 1 # p # P and vciq for 1 #
q # Q correspond to the actual spin variables iteratively
updated during the MFA algorithm. For similar reasons, P
þ 2 and Q þ 2 dimensional row and column vectors are
maintained and updated for each IO-cell b [ CIO
Vrb ¼ vrb0, vrb1, …, vrbp, …, vrbP, vrb, P þ 1
 t
,
Vcb ¼ vcb0, vcb1, …, vcbq, …, vcbQ, vcb, Q þ 1
 t
, ð4Þ
where vrbp (vcbq) corresponds to the probability of finding IO-
cell b in an IOB location at row p (column q) of the LCA.
Note that there are 2P (2Q) IOBs in the boundary rows
(columns) 0 and P þ 1 (Q þ 1). However, there are only
4 IOBs in each internal row p (column q) for 1 # p # P (1 #
q # Q). The row vector Vrb can easily be computed using
actual IO-spin values as follows:
vrb0 ¼
X2P
m ¼ 1
viobm, v
r
b, P þ 1 ¼
X4P þ 2Q
m ¼ 2P þ 2Q þ 1
viobm, (5)
vrbp ¼ v
io
bk þ v
io
b, k þ 1 þ v
io
b, þ v
io
b, , þ 1 for 1 # p # P, (6)
where k ¼ 2P þ (2p ¹ 1) and , ¼ M ¹ (2p ¹ 1). The
column vector Vcb can be similarly computed as
vcb0 ¼
XM
m ¼ 4P þ 2Q þ 1
viobm, v
c
b, Q þ 1 ¼
X2P þ 2Q
m ¼ 2P þ 1
viobm, (7)
vcbq ¼ v
io
bk þ v
io
b, k þ 1 þ v
io
b, þ v
io
b, , þ 1 for 1 # q # Q, (8)
where k ¼ (2q ¹ 1) and , ¼ (M ¹ 2Q) ¹ (2q ¹ 1). This
representation scheme is chosen for IO-cells since IO-cells
assigned to the IOBs in the same row and column of the
LCA incur the same vertical and horizontal routing cost,
respectively.
As mentioned earlier, energy function in the MFA algo-
rithm corresponds to formulation of the cost function of the
cell placement problem in terms of spins. Since the MFA
algorithm iterates on the expected values of the spins the
expected value of the energy function is formulated. The
gradient of the expected value of the energy function is used
in the MFA algorithm to compute the direction of maximum
energy decrease, and the expected values of the spins are
updated accordingly. The expected value of the energy
function is defined as follows for the cell placement prob-
lem. Using the expected values of the spin variables defined
earlier the following probabilities can be computed:
P{no cell of net n is in row p} ¼ P
i[n
P{cell i is not in row p}
¼ P
i[n
(1 ¹ vrip),
P{one or more cells of net n is in row p} ¼ 1 ¹ P{no cell of net n is in row p}
¼ 1 ¹ P
i[n
(1 ¹ vrip),
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where i [ n denotes a cell that is in net n. These values may
be computed for the columns of the LCA similarly. prnp is
defined as the probability of the event that no cell of net n is
in row p and pcnq as the probability of the event that no cell of
net n is in column q, i.e.
prnp ¼ Pi[n
(1 ¹ vrip), pcnq ¼ Pi[n (1 ¹ v
c
iq): (9)
Note that, if i [ n is an L-cell then vrip and vciq correspond to the
actual L-row and L-column spin variables for 1 # p # P and 1
# q # Q, respectively, and to dummy 0 variables for p ¼ 0,P þ
1 and q ¼ 0,Q þ 1 respectively, in our representation scheme. If
i [ n is an IO-cell, then these values correspond to the respec-
tive entries of the row and column vectors maintained for IO-
spins as discussed earlier. The vertical and horizontal routing
costs of a net n are defined as qv 3 qn 3 (vertical span of net n)
and qh 3 qn(horizontal span of net n), respectively. Here, qv
and qh are the unit vertical and horizontal routing costs between
two successive cell (cluster) locations on the same column and
row, respectively. In FPGA design style, qv ¼ qh ¼ 1 is used.
Formulation of the vertical routing cost of net n as an energy
term Evn using these definitions is:
Evn ¼ qvqn
XP
k ¼ 0
XP þ 1
, ¼ k þ 1
(, ¹ k)
3P{vertical span of net n is between rows k and ,}
¼ qvqn
XP
k ¼ 0
XP þ 1
, ¼ k þ 1
(, ¹ k)P{net n is in row k}
3 P{net n is in row ,}
3 P{net n is not in first k ¹ 1 rows}
3 P{net n is not in last P ¹ (, þ 2) rows}
¼ qvqn
XP
k ¼ 0
XP þ 1
, ¼ k þ 1
(, ¹ k)P{net n is in row k}
3 P{net n is in row ,}
3 P
k ¹ 1
s ¼ 0
P{net n is not in row s}
3 P
P þ 1
t ¼ , þ 1
P{net n is not in row t}
¼ qvqn
XP
k ¼ 0
XP þ 1
, ¼ k þ 1
(, ¹ k)(1 ¹prnk)(1 ¹ prn,)
3 P
k ¹ 1
s ¼ 0
prns P
P þ 1
t ¼ , þ 1
prnt: ð10Þ
Here, net n is in row k if and only if one or more cells of net n
is in row k, otherwise net n is not in row k. Similarly, energy
formulation for the horizontal routing cost of net n is:
Ehn ¼qhqn
XQ
k ¼ 0
XQ þ 1
, ¼ k þ 1
(, ¹ k)(1 ¹ pcnk)(1 ¹ pcn,)
3 P
k ¹ 1
s ¼ 0
pcns P
Q þ 1
t ¼ , þ 1
pcnt: ð11Þ
Total vertical and horizontal routing cost terms of the
energy function (i.e. Ev and Eh) can be derived using the
formulation given in Eq. (10) and Eq. (11) as
Ev ¼
X
n[N
Evn, Eh ¼
X
n[N
Ehn: (12)
If the routing cost is used as the only factor in the cost
function, the optimum solution is mapping all cells of the
circuit to one location in the layout. This placement will
reduce the routing cost to zero but obviously it is not fea-
sible. Hence, a term in the cost function is needed which will
penalize the placements that put more than one cell to the
same location. This term is called the overlap cost. The
energy term is formulated corresponding to the overlap
cost for CLBs and IOBs as:
Eclbo ¼
1
2
X
i[CL
X
j[CL, jÞi
qiqj
3P{L-cells i and j are in the same CLB location}
¼
1
2
X
i[CL
X
j[CL, jÞi
qiqj
XP
p ¼ 1
XQ
q ¼ 1
3 P{L-cell i is in CLB location pq}
3 P{L-cell j is in CLB location pq}
¼
1
2
X
i[CL
X
j[CL, jÞi
qiqj
XP
p ¼ 1
XQ
q ¼ 1
vripv
c
iqv
r
jpv
c
jq, ð13Þ
Eiobo ¼
1
2
X
a[CIO
X
b[CIO, bÞa
qaqb
3P
XM
m ¼ 1
{IO-cells a; b are in the same IOB location m}
¼
1
2
X
a[CIO
X
b[CIO, bÞa
qaqb
XM
m ¼ 1
vioamv
io
bm: ð14Þ
Note that this overlap cost term becomes equal to the sum of
the inner products of the weights of the cells at each cell
(cluster) location when the system converges. In general
placement, this term is minimized when weights of all the
clusters are equal. If there is an imbalance among the cluster
weights, this term increases with the square of the amount of
imbalance, penalizing imbalanced clusterings. In FPGA pla-
cement, all cell weights are equal to 1 and only one L-cell
and one IO-cell can be placed to one CLB and one
IOB location, respectively. In addition, |CL| # (P 3 Q),
|CIO| # M. Hence, the overlap cost is minimized when either
a single or no L-cell (IO-cell) is located to each CLB (IOB)
location. If there is an overlap in a location, the overlap cost
term increases with the square of the amount of overlap,
penalizing the overlapped locations. Total energy term can
be defined in terms of the routing cost terms and the overlap
cost term as:
E ¼ Ev þ Eh þ b 3 Eo, where Eo ¼ Eclbo þ Eiobo : (15)
Parameter b is used to balance the two conflicting objectives
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of the energy function: minimizing the routing cost and the
overlap cost. Note that allocating all cells to the same loca-
tion minimizes the routing cost while maximizing the over-
lap cost. Minimization of the above energy function
corresponds to distributing the cells of the circuit to the
locations in such a way that the semi-perimeter and overlap
costs are minimized.
The derivation of the gradient of the energy function
using the formulation discussed earlier results in substan-
tially complex expressions. Hence, the total energy function
given in Eq. (15) is simplified in order to get more suitable
expressions for the gradient. Simplification of the Ev and Eh
terms given in Eq. (12) is as follows. A close examination of
Eq. (10) and Eq. (11) reveals the symmetry between Evn and
Ehn terms. In fact, expressions for Evn and Ehn can be
obtained from each other by interchanging ‘r’ with ‘c’,
‘P’ with ‘Q’, and ‘qv’ with ‘qh’. Hence, algebraic simplifi-
cations will only be discussed for the Evn term. Similar steps
can be followed for the Ehn term. The following notation is
introduced for the sake of simplification of the routing cost
terms:
Frnk ¼ P
k
s ¼ 0
prns, Lrnk ¼ P
P þ 1
s ¼ k
prns, Fcnk ¼ P
k
s ¼ 0
pcns, Lcnk ¼ P
Q þ 1
s ¼ k
pcns:
(16)
Here, Frnk and Lrnk denote the probabilities that net n has no
cells in the first k þ 1 rows (rows 0,1,2,…,k) and the last P ¹
k þ 2 rows (rows k,k þ 1,…,P,P þ 1), respectively. Simi-
larly, Fcnk and Lcnk denote the probabilities that net n has no
cells in the first k þ 1 and the last Q ¹ k þ 2 columns,
respectively. Using this notation, Evn in Eq. (10) can be
rewritten as:
Evn¼wvwn
XP þ 1
k ¼ 1
(1 ¹ prnk)Frn, k ¹ 1
XP þ 1
, ¼ k þ 1
(, ¹ k)(1 ¹ prn,)Lrn, , þ 1:
(17)
Since,
(1 ¹ prnk) P
k ¹ 1
s ¼ 0
prns ¼ P
k ¹ 1
s ¼ 0
prns ¹ P
k
s ¼ 0
prns ¼ Frn, k ¹ 1 ¹ Frnk,
(18)
(1 ¹ prn,) P
P
t ¼ , þ 1
prnt ¼ P
P
t ¼ , þ 1
prnt ¹ P
P
t ¼ ,
prnt ¼ Lrn, , þ 1 ¹ L
r
n,,
(19)
Eq. (17) becomes:
Evn ¼ qvqn
XP
k ¼ 1
Frn, k ¹ 1 ¹ Frnk
ÿ  XP þ 1
, ¼ k þ 1
(, ¹ k)(Lrn, , þ 1 ¹ Lrn,):
(20)
The innermost summation in Eq. (20) telescopes to:XP þ 1
, ¼ k þ 1
(, ¹ k) Lrn, , þ 1 ¹ Lrn,
ÿ 
¼
XP þ 1
, ¼ k þ 1
(1 ¹ Lrn,), (21)
since Ln,Pþ2 ¼ 1. Substituting Eq. (21) into Eq. (20):
Evn ¼ qvqn
XP
k ¼ 1
Frn, k ¹ 1 ¹ Frnk
ÿ  XP þ 1
, ¼ k þ 1
(1 ¹ Lrn,): (22)
After computing the telescoping outer sum in Eq. (22) and
through some algebraic manipulations, expression for Evn
simplifies to:
Evn ¼ qvqn
XP
k ¼ 0
1 ¹ Frnk
ÿ 
1 ¹ Lrn, k þ 1
ÿ 
: (23)
Similarly, the expression for Ehn in Eq. (11) simplifies to:
Ehn ¼ qhqn
XQ
k ¼ 0
1 ¹ Fcnk
ÿ 
1 ¹ Lcn, k þ 1
ÿ 
: (24)
Note that Eq. (23) and Eq. (24) compute the vertical and
horizontal routing cost of net n, respectively, in an incre-
mental manner. Hence, total energy function in Eq. (15) can
be rewritten as:
E ¼ qv
X
n[N
qn
XP
k ¼ 0
(1 ¹ Frnk)(1 ¹ Lrn, k þ 1)
þ qh
X
n[N
qn
XQ
k ¼ 0
(1 ¹ Fcnk)(1 ¹ Lcn, k þ 1)
þ
b
2
X
i[CL
X
j[CL, jÞi
qiqj
XP
p ¼ 1
XQ
q ¼ 1
vripv
c
iqv
r
jpv
c
jq
þ
b
2
X
a[CIO
X
b[CIO, bÞa
qaqb
XM
m ¼ 1
vioamv
io
bm: ð25Þ
4.3. Derivation of the mean field theory equations
The expected values Vri , Vcj and Viob of each L-row, L-
column and IO spins Sri , Scj and Siob are iteratively updated
using the Boltzmann distribution as:
(a) vrip ¼
ef
r
ip=T
r
XP
k ¼ 1
ef
r
ik =T
r
, (b) vcjq ¼
ef
c
jq=T
c
XQ
k ¼ 1
ef
c
jk =T
c
,
(c) viobm ¼
ef
io
bm=T
io
XM
k ¼ 1
ef
io
bk =T
io
, ð26Þ
for p ¼ 1,2,…,P, q ¼ 1,2,…,Q and m ¼ 1,2,…,M, respec-
tively. Here, frip, fcjq and fiobm denote the elements of the
mean field vectors corresponding to the variables
vrip, v
c
jq and viobm, respectively. In Eq. (26), Tr, Tc and Tio
denote the temperature parameters used for annealing the
L-row, L-column, and IO spins, respectively. Recall that the
number of states of the L-row, L-column and IO spins are
different (P, Q and M, respectively) in the proposed encod-
ing. As the convergence time and the temperature parameter
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of the system depend on the number of states of the spins,
the L-row, L-column and IO spins are interpreted as differ-
ent systems. Note that Eqs. (26)a–c enforce each L-row, L-
column and IO spins Sri , Scj and Siob to be in one of the P, Q
and M states, respectively, when they converge. In the pro-
posed MFA formulation, L-row, L-column and IO spins are
updated in an alternate manner, i.e., each L-row spin update
is followed by an L-column spin update which is followed
by an IO-spin update.
In the proposed formulation, L-row, L-column and IO
mean field vectors Fri , Fcj and Fiob are computed in L-row,
L-column and IO iterations, respectively. Each element
frip, f
c
jq and fiobm of the L-row, L-column and IO mean
field vectors Fri ¼ [fri1, …, frip, …, friP]t, Fcj ¼ [fcj1, …, fcjq,
…, fcjQ]t and Fiob ¼ [fiob1, …, fiobm, …, fiobM]t experienced by
L-row, L-column and IO Potts spins denote the decrease
in the energy function by assigning Sri to ep, Scj to eq
and Siob to em, respectively. Hence, ¹frip, ¹ fcjq and
¹ fiobm may be interpreted as the decrease in the overall
solution quality by placing L-cell i to row p, L-cell j to
column q, and IO-cell b to the IOB location m, respectively.
Then, in Eqs. (26)a–c, vrip, vcjq and viobm are updated such that
the probabilities of placing L-cell i to row p, L-cell j to
column q and IO-cell b to the IOB location m increase
with increasing mean field values frip, fcjq and fiobm, respec-
tively. Using the simplified expression for the proposed
energy function in Eq. (25) the following is derived:
frip ¼ E(Vr, Vc, Vio)jVri ¼ 0 ¹ E(V
r
, Vc, Vio)jVri ¼ ep
¼ ¹ qv
X
n[Ni
qnZirnp ¹ brqi
X
j[CL, jÞi
qjv
r
jp
XQ
q ¼ 1
vciqv
c
jq,
(27)
where
Zirnp ¼
Xp
k ¼ 1
Lirnk(1 ¹ Firn, k ¹ 1) þ
XP
k ¼ p
Firnk(1 ¹ Lirn, k þ 1), (28)
fcjq ¼ E(Vr, Vc, Vio)jVcj ¼ 0 ¹ E(V
r
, Vc, Vio)jVcj ¼ eq
¼ ¹ qh
X
n[Nj
qnZjcnq ¹ bcqj
X
i[CL, iÞj
qiv
c
iq
XP
p ¼ 1
vrjpv
r
ip,
(29)
where
Zjcnq ¼
Xq
k ¼ 1
Ljcnk(1 ¹ Fjcn, k ¹ 1) þ
XQ
k ¼ q
Fjcnk(1 ¹ Ljcn, k þ 1) (30)
fiobm ¼ E(Vr, Vc, Vio)jViob ¼ 0 ¹ E(V
r
, Vc, Vio)jViob¼em
¼ ¹qv
X
n[Nb
qnZ
br
np¹ qh
X
n[Nb
qnZ
bc
nq ¹ b
ioqb
X
a[CIO , aÞb
qav
io
am:
(31)
Here, Ni denotes the set of nets connected to cell i, and p ¼
row(m), q ¼ col(m). Note that different balance parameters
b r, bc and b io are used in Eq. (27), Eq. (29) and Eq. (31)
since L-row, L-column and IO spins are treated as different
systems. Here, Firnk, Lirnk, F
jc
nk and L
jc
nk are defined as:
Firnk ¼ P
k
s ¼ 0
pirns, Lirnk ¼ P
P þ 1
s ¼ k
pirns, F
jc
nk ¼ P
k
s ¼ 0
pjcns, L
jc
nk ¼ P
Q þ 1
s ¼ k
pjcns,
(32)
where
pirns ¼ Pj[n, jÞi
(1 ¹ vrjs), pjcns ¼ Pi[n, iÞj (1 ¹ v
c
is): (33)
In Eq. (28), Zirnp computes the increase in the vertical span of
net n by assigning its L-cell i to row p (i.e. setting Vri to ep) in
an incremental manner. Similarly, in Eq. (30), Zjcnq computes
the increase in the horizontal span of net n by assigning its
L-cell j to column q (i.e. setting Vcj to eq). In Eq. (31),
Zbrnp and Zbcnq correspond to the increase in the vertical and
horizontal spans of net n, respectively, by assigning its IO-
cell b to one of the two IOBs at location pq (i.e. setting Viob to
em) where p ¼ row(m) and q ¼ col(m). The expressions for
Zbrnp and Zbcnq can be obtained by replacing ‘i’ and ‘j’ with ‘b’
in Eq. (28) and Eq. (30), respectively. Note that row (col-
umn) assignment of a cell does not affect the horizontal
(vertical) spans of the nets connected to that cell. The last
summation terms in Eqs. (27) and (29) and Eq. (31) repre-
sent the increase in the overlap cost term by assigning L-cell
i to row p, L-cell j to column q and IO-cell b to IOB location
m, respectively.
Fig. 3 illustrates the pseudo-code for the MFA algorithm
proposed for the placement problem. At step 1, temperature
parameters Tr, Tc and Tio are initialized to sufficiently high
temperatures for the annealing of L-row, L-column and IO
spins, respectively. At step 2, an initial high temperature
spin average is assigned to each Potts spin. In general,
each spin variable is initialized to 1/K plus a small distur-
bance term which varies between ¹0.1/K and þ0.1/K. Here,
K ¼ P, K ¼ Q and K ¼ M for L-row, L-column and IO spin
variables, respectively. Note that vrip, vcjq and viobm spin vari-
ables updated according to Eq. (26) will approach to 1/P, 1/
Q and 1/M with Tr ! ‘, Tc ! ‘ and Tio ! ‘, respectively.
Then, outermost while-loop (step 3) iterates while Tr, Tc and
Tio are all in the cooling range. At each iteration of the
innermost repeat-loop (step 3.1.2), the mean field vector
effecting on a randomly selected L-row spin is computed
(step 3.1.2.1), then the respective L-row spin average vector
is updated (step 3.1.2.2). Similar operations are performed
for randomly selected L-column and IO spins as shown
in steps 3.1.2.3–3.1.2.6. These spin update operations are
repeated for random sequences of L-row, L-column and
IO spins as shown in the repeat-loop (step 3.1.2). The
system is observed at the end of each repeat-loop in
order to detect the convergence to an equilibrium state
at the current temperature. If the average energy
decrease caused by the spin updates performed in the
repeat-loop is below a threshold value, this means that
the system is stabilized for the current temperature.
Then, Tr, Tc and Tio are decreased according to the
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cooling schedule (step 3.2) and the overall iterative pro-
cess (step 3.1) is re-initiated.
As mentioned earlier, the proposed MFA algorithm is an
iterative process. The complexity of MFA iterations is
mainly caused by the mean field computations. As seen in
Eqs. (27) and (29) and Eq. (31), calculations of mean field
values are computationally very intensive. In this work, an
efficient implementation scheme is used which reduces the
complexity of individual L-row, L-column and IO iterations
to QðdavgP þ PQÞ; Q(davgQ þ PQ) and Q(davg(P þ Q) þ M),
respectively. Here, avg denotes the average cell degree, i.e.
average number of nets connected to a cell. This scheme is
based on the techniques developed in (Bultan and Aykanat,
1995) for circuit partitioning problem, and can be derived
from the formulations in (Bultan and Aykanat, 1995).
Therefore, its details will not be given here. Note that a
sequence of L-row, L-column and IO spin updates can be
considered as a single MFA iteration. Hence, a single MFA
iteration takes vðdavgðP þ QÞ þ PQ þ MÞ ¼ (davg(P þ Q) þ
PQ) time in our implementation scheme since M ¼ 4(P þ
Q) # PQ for sufficiently large P and Q values.
4.4. Parameter selection and cooling schedule
The parameters br, bc, b io used in mean field computa-
tions and the initial temperatures Ti0, Tc0 , Tio0 used in spin
updates are estimated using initial random spin averages.
Recall that parameter b in the energy function formulation
in Eq. (25) is introduced to determine a balance between the
two conflicting optimization objectives of the placement
problem. Also recall that different balance parameters br,
bc, b io are used in the L-row, L-column and IO mean field
computations since L-row, L-column and IO spins are trea-
ted as different systems. For example, in the L-row mean
field computations in Eq. (27), br determines a balance
between the terms:
f
r(v)
ip ¼ qv
X
n[Ni
qnZirnp and fr(o)ip ¼ qi
X
j[CL, jÞi
qjv
r
jp
XQ
q ¼ 1
vciqv
c
jq,
where frip ¼ fr(v)ip þ b
r fr(o)ip . Note that ¹ f
r(v)
ip and ¹ f
r(o)
ip
represent the increases in the vertical routing cost term
and overlap cost term, respectively, by assigning L-cell i
to row p. Then, compute the averages:
f
r(v)
ip
D E
¼
X
i[CL
XP
p ¼ 1
f
r(v)
ip
 !
(jCLjP),
f
r(o)
ip
D E
¼
X
i[CL
XP
p ¼ 1
f
r(o)
ip
 !
(jCLjP)
of these two terms using the initial random spin averages
and compute br as:
br ¼ g fr(v)ip
D E.
f
r(o)
ip
D E
,
where constant g is chosen as 0.8. The parameters bc and b io
are computed similarly. The same g ¼ 0.8 is used in these
computations.
Selection of initial temperatures is crucial for obtaining
good quality solutions. In previous applications of MFA
(Peterson and So¨derberg, 1989; VandenBout and Miller,
1990), it is experimentally observed that spin averages
tend to converge at a critical temperature. It is suitable to
chose initial temperatures slightly greater than these critical
Fig. 3. MFA algorithm proposed for the placement problem.
1680 C. Aykanat et al./Neural Networks 11 (1998) 1671–1684
temperatures. Although there are some methods proposed
for the estimation of critical temperature (Peterson and
So¨derberg, 1989; VandenBout and Miller, 1990), an experi-
mental way of computing the initial temperatures is pre-
ferred here. After the balance parameters b r, bc, b io are
fixed, average L-row, L-column and IO mean fields:
frip

 
¼
X
i[CL
X
P
p ¼ 1f
r
ip
jCLjP
, fcjq

 
¼
X
j[CL
XQ
q ¼ 1f
c
jq
jCLjQ
,
fiobm

 
¼
X
b[CIO
X
M
m ¼ 1f
io
bm
jCIOjM
ð34Þ
are computed using initial random spin averages, respec-
tively. Then, Tr0 , Tc0 , Tio0 are computed as:
Tr0 ¼ j frip

 
=P, Tc0 ¼ j fcjq

 
=Q, Tio0 ¼ j fiobp

 
=M, (35)
where j is a constant. Our experiments indicate that it is
suitable to chose the parameter j as 100. Note that initial
temperatures are inversely proportional to the dimensions of
the respective Potts spins which is also observed for the
critical temperature formulations presented in other imple-
mentations (Peterson and So¨derberg, 1989; VandenBout
and Miller, 1990). The same cooling schedule is adopted
for L-row, L-column and IO iterations. At each temperature
level, L-row, L-column and IO iterations proceed in an alter-
nate manner for randomly selected unconverged L-row, L-
column and IO spin updates. Here, a temperature level cor-
responds to a particular set of Tr, Tc and Tio values. Spin
variables are tested for convergence after each spin update.
If the kth variable (for any k, 1 # k # K) of a spin is detected
to be greater than 0.95, that spin is assumed to converge to
state k. At the end of each random sequence of L-row, L-
column and IO spin updates, the total decrease DE in the
energy caused by these spin updates is computed. Note that
a random sequence of L-row, L-column and IO spin updates
corresponds to a single iteration of the repeat-loop (step
3.1.2) in Fig. 3. For each iteration of the repeat-loop (step
3.1.2) the average energy decrease per spin update is DE/W
where W is the total number of spin updates performed
during the random sequence of L-row, L-column and IO
spin updates. If (DE/W) # e where e is a small constant
chosen as e ¼ 0.1, it is concluded that the energy is stabi-
lized for the current temperature level, and the temperature
values are decreased according to the cooling schedule.
The cooling process is realized in two phases, slow cool-
ing followed by fast cooling, similar to the cooling sche-
dules used for SA. In the slow cooling phase, temperatures
are decreased using a ¼ 0.95 until T , T0/1.5. Then, in the
fast cooling phase, a is set to 0.85. The cooling process
continues until either 90% of the spins are converged or T
reduces below 0.01T0. At the end of this process, the vari-
able with maximum value in each unconverged spin is set to
1 and all other variables are set to 0. Then, the result is
decoded as described in Section 4.1 and the resulting place-
ment is obtained.
The resulting placement may be infeasible, i.e. more than
one L-cell or IO-cell may be allocated to the same CLB or
IOB location, respectively. In such cases, the spins causing
infeasible allocations are re-initialized to random initial
values together with the set of unconverged spins at the
end of the cooling process. Then, MFA algorithm is exe-
cuted only for these spins starting from the initial high tem-
peratures according to the same cooling schedule. Note that
converged spins are held in their decoded values during this
re-heating process. This re-heating process is continued
until a feasible placement is found.
Fig. 4 illustrates the evolution of the energy correspond-
ing to the total placement cost with MFA iterations for the
placement of circuit c432 onto a 10 3 10 FPGA. This figure
is constructed by computing the total energy term (Eq. (25))
Fig. 4. Evaluation of the total energy with MFA iterations for the placement of c432.
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at the end of each random sequence of L-row, L-column and
IO spin updates. Three curves in Fig. 4 correspond to the
evolution of the total placement cost for three different
initial temperatures computed using j ¼ 10 000, j ¼ 100
and j ¼ 1 in Eq. (35). In Fig. 4, the major decrease in the
energy terms for all three cases occurs at the same tempera-
ture which corresponds to the critical temperature men-
tioned earlier. In this figure, j ¼ 10 000 and j ¼ 100
correspond to initial temperatures which are significantly
and slightly greater than the critical temperature,
respectively. As seen in this figure, both initial temperatures
yield almost the same solution quality. Note that initial
temperatures corresponding to j ¼ 10 000 and j ¼ 100
yield placement solutions with semi-perimeter costs of
408 and 407, respectively. In contrast, j ¼ 1 corresponds
to an initial temperature smaller than the critical tempera-
ture. This case results in a significantly worse solution qual-
ity with a semi-perimeter cost of 553. In general, starting
from initial temperatures which are slightly greater than the
critical temperature is sufficient for obtaining good solu-
tions.
5. Experimental results
This section presents experimental performance evalua-
tion of the proposed MFA algorithm in comparison with
Xilinx Automated Placement and Routing (APR 3.30)
program which uses simulated annealing algorithm in
placement. Our MFA algorithm was implemented in C lan-
guage and run on Sun-4 ELC workstations. Seven MCNC
benchmark circuits were used to test the performance and
efficiency of both programs. Xilinx 3000 series chips were
used as the target FPGAs. The circuits were mapped into
3000 series logic blocks by using Xilinx XACT tools and
these mapping results were used as inputs to the placement
programs.
Table 1 illustrates the properties of the benchmark cir-
cuits. The first two columns illustrate the number of CLBs
and IOBs in the circuits to be placed. The third column
shows the number of multi-pin nets. The last two columns
illustrate the P 3 Q dimensions of the FPGAs and the names
of the target Xilinx chips used for placement.
The placement and routing results are displayed in Table
2 and Table 3. Both MFA and APR programs were run 10
times for each problem instance. Table 2 displays the aver-
age placement costs and the average execution times of 10
runs for each placement instance. The placement results of
both MFA and APR placement programs are used as inputs
to the routing program of Xilinx APR tool. The average, the
minimum and the maximum values for the maximum path
delays obtained in 10 runs are displayed in Table 3. Table 3
also displays the average execution times of Xilinx APR
tool for routing the placements produced by MFA and
APR programs. Maximum path delay values were computed
by running Xilinx XDelay program for each routing result.
The APR routing program produced 100% routability for
each placement result obtained by both placement programs
for all circuits except the largest circuit c3540. The router
fails to route all the nets in the placement of this circuit.
Infeasibility caused by the assignment of L-cells to the same
CLB locations was not experienced in our MFA runs.
However, infeasibility caused by the assignment of IO-
cells to the same IOB locations was experienced in some of
Table 1
Properties of the MCNC benchmark circuits used in the experiments
Circuit Number of P 3 Q Target FPGA
CLBs IOBs Nets
c499 66 73 107 10 3 10 XC3030PC84
c1908 116 58 191 12 3 12 XC3042CQ100
c1355 70 73 115 10 3 10 XC3030PC84
c880 84 86 187 16 3 20 XC3090PQ160
c432 50 43 111 10 3 10 XC3030PC84
s1238 158 30 251 16 3 20 XC3090PQ160
c3540 283 72 489 16 3 20 XC3090PQ160
Table 2
Performance of the MFA and APR programs for the placement of MCNC circuits
Circuit Semi-perimeter cost APR cost Execution time (sec)
MFA APR MFA APR MFA APR
c499 51.2 87.6 25625 22578 56 792
c1908 76.6 162.7 54346 49805 138 1845
c1355 52.2 92.5 23740 20816 32 639
c880 67.2 138.4 36126 27412 188 4828
c432 44.3 89.3 16461 15193 87 506
c1238 110.2 237.5 140128 117900 367 7843
c3540 160.3 401.8 196168 142522 435 16834
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our runs. However, a single re-heating pass was sufficient for
obtaining feasible solutions in all these placement instances.
The semi-perimeter cost values displayed in Table 2 cor-
respond to the average normalized semi-perimeter costs
computed for the placement results of both programs as
described in Section 2. Here, normalization refers to assum-
ing a unit square layout. That is, vertical and horizontal
spans of the nets are normalized by multiplying them with
1/Q and 1/P, respectively, during the computation of total
semi-parameter cost values for Table 2. The APR cost
values correspond to the average costs computed for the
placement results of both programs according to APR’s
placement cost definition. The semi-perimeter costs of the
placement results obtained by the MFA program are 105%
better than those of the APR program. However, APR-costs
of the placement results obtained by the APR program are
16% better than those of the MFA program.
Table 4 illustrates the normalized relative performance
results of the two placement programs. In this table, the
averages of the maximum path delay values obtained by
the Xilinx XDelay program after routing the placement
results of APR placement program are normalized with
respect to those of the MFA program. This table also illus-
trates the execution times of the APR placement program
normalized with respect to those of the MFA program. As
seen in this table, the MFA placements yield slightly better
routing results in 3 circuits out of seven circuits. APR place-
ments yield 3% better routing results on the overall average.
However, as seen in Tables 2 and 4, MFA placement pro-
gram is significantly faster than the APR placement program
in all instances. MFA placement program is 19.8 times fas-
ter than the APR placement program on the overall average.
Fig. 5 illustrates sample routing results of the circuit c432
for placements obtained by APR and MFA.
6. Conclusions
In this paper, a fast nondeterministic cell placement
algorithm was proposed for VLSI design automation
Fig. 5. Routing results of the circuit c432 for the placements obtained by (a) APR, (b) MFA.
Table 3
Routing results obtained by Xilinx APR tool for placements produced by MFA and APR programs
Cicuit Maximum path delay (ns) Execution time (sec)
MFA APR
Avg Min Max Avg Min Max MFA APR
c499 94.9 93.0 99.6 98.5 94.8 100.4 136 85
c1908 159.6 145.6 168.5 166.2 157.8 172.1 796 853
c1355 94.5 92.9 98.3 91.5 84.0 93.8 98 78
c880 151.2 141.1 164.6 139.1 137.2 142.6 187 266
c432 173.5 162.1 192.5 178.3 174.4 185.8 202 314
c1238 198.3 184.5 214.5 165.3 154.7 174.7 428 986
c3540 243.5 239.6 264.4 238.5 221.9 269.5 4380 5726
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based on Mean Field Annealing (MFA). The performance of
the proposed placement algorithm was evaluated in
comparison with the commercial automated circuit design
software Xilinx Automatic Place and Route (APR) tool for
the placement of seven MCNC benchmark circuits. The
results show that neurocomputing approaches such as the
MFA technique can be applied to practical problems and
can compete with the commercially available tools success-
fully. Experimental results indicate that our algorithm
achieves comparable placements with APR. However, our
algorithm is significantly faster than APR.
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